


Solutions - Homework 4

(Due date: November 17th @ 5:30 pm)

Presentation and clarity are very important! Show your procedure!


PROBLEM 1 (14 PTS)

- Complete the timing diagram of the following circuit. $G = G_3G_2G_1G_0 = 1011$, $Q = Q_3Q_2Q_1Q_0$




PROBLEM 2 (18 PTS)

- Sequence detector: The machine generates $z = 1$ when it detects the sequence 0110. Once the sequence is detected, the circuit looks for a new sequence.
- The signal E is an input enable: It validates the input x , i.e., if $E=1$, x is valid, otherwise x is not valid.



- Draw the State Diagram (any representation) of this circuits with inputs E and x and output z. (5 pts)
- Complete the State Table and the Excitation Table. (4 pts)
- Provide the excitation equations and the Boolean output equation (simplify your circuit: K-maps or Quine-McCluskey) (5 pts)
- Sketch the circuit. (3 pts)
- Which type is this FSM? (Mealy) (Moore) Why? _____

State Diagram, State Table, and Excitation Table:



State Assignment:

S1: Q=00 S2: Q=01
S3: Q=10 S4: Q=11

PRESENT STATE		NEXT STATE	z
E	x		
0	0	S1	0
0	0	S2	0
0	0	S3	0
0	0	S4	0
0	1	S1	0
0	1	S2	0
0	1	S3	0
0	1	S4	0
1	0	S1	0
1	0	S2	0
1	0	S3	0
1	0	S4	1
1	1	S1	0
1	1	S2	0
1	1	S3	0
1	1	S4	0



PRESENT STATE		NEXT STATE	z
E	x		
0	0	0	0
0	0	0	0
0	0	0	0
0	0	0	0
0	1	0	0
0	1	0	0
0	1	0	0
0	1	0	0
1	0	0	0
1	0	0	0
1	0	0	0
1	0	0	1
1	1	0	0
1	1	0	0
1	1	0	0
1	1	0	0

This is a Mealy Machine. The output z depends on the input as well as on the present state.

Excitation equations, minimization, and circuit implementation:


$$Q_1(t+1) \leftarrow \bar{E}Q_1(t) + ExQ_1(t)Q_0(t) + xQ_1(t)\bar{Q}_0(t)$$

$$Q_0(t+1) \leftarrow \bar{E}Q_0(t) + E\bar{x}Q_1(t) + EQ_1(t)Q_0(t)$$

$$z = E\bar{x}Q_1(t)Q_0(t)$$

$Q_1(t+1)$		Ex			
		00	01	11	10
00	0	0	0	0	0
01	0	0	1	0	0
11	1	1	0	0	0
10	1	1	1	0	0

$Q_0(t+1)$		Ex			
		00	01	11	10
00	0	0	0	0	1
01	1	1	0	1	1
11	1	1	0	0	0
10	0	0	1	1	1



PROBLEM 3 (35 PTS)

The following FSM has 4 states, one input w and one output z . (10 pts)

✓ The excitation equations are given by:


$$Q_1(t+1) \leftarrow Q_0(t)$$

$$Q_0(t+1) \leftarrow Q_1(t) \oplus w$$

✓ The output equation is given by: $z = Q_1(t) \oplus Q_0(t) \oplus w$

✓ Provide the State Diagram (any representation) and the Excitation Table.


✓ Sketch the Finite State Machine circuit.




PRESENT STATE		NEXT STATE	
w	$Q_1Q_0(t)$	$Q_1Q_0(t+1)$	z
0	0 0	0 1	0
0	0 1	1 1	1
0	1 0	0 0	1
0	1 1	1 0	0
1	0 0	0 0	1
1	0 1	1 0	0
1	1 0	0 1	0
1	1 1	1 1	1




PRESENT STATE		NEXT STATE	z
w	STATE		
0	S1	S2	0
0	S2	S4	1
0	S3	S1	1
0	S4	S3	0
1	S1	S1	1
1	S2	S3	0
1	S3	S2	0
1	S4	S4	1





- Given the following State Machine Diagram. (10 pts)
 - Is this a Mealy or a Moore machine? Why?
 - Provide the State Table and the Excitation Table. (3 pts)
 - Get the excitation equations and the Boolean equation for z. (6 pts)
- Use S0 (Q=00), S1 (Q=01), S2 (Q=10), S3 (Q=11) to encode the states.

PRESENT STATE				NEXTSTATE			
x	STATE	STATE	z	x	Q ₁ Q ₀ (t)	Q ₁ Q ₀ (t+1)	z
0	S0	S2	0	0	0 0	1 0	0
0	S1	S1	0	0	0 1	0 1	0
0	S2	S1	0	0	1 0	0 1	0
0	S3	S0	1	0	1 1	0 0	1
1	S0	S1	0	1	0 0	0 1	0
1	S1	S3	0	1	0 1	1 1	0
1	S2	S3	0	1	1 0	1 1	0
1	S3	S2	0	1	1 1	1 0	0



$$Q_1(t+1) \leftarrow x \oplus (Q_1(t) + Q_0(t))$$

$$Q_0(t+1) \leftarrow (Q_1(t) \oplus Q_0(t)) + x Q_0(t)$$


$$z = \bar{x} Q_1(t) Q_0(t)$$

This is a Mealy Machine. The output z depends on the input as well as on the present state.

- Provide the state diagram (in ASM form) and complete the timing diagram of the FSM whose VHDL description is listed below. (15 pts)

```
library ieee;
use ieee.std_logic_1164.all;

entity myfsm is
  port ( clk, resetn: in std_logic;
        a, b: in std_logic;
        x,w,z: out std_logic);
end myfsm;
```



```
architecture behavioral of myfsm is
  type state is (S1, S2, S3);
  signal y: state;
begin
  Transitions: process (resetn, clk, a, b)
  begin
    if resetn = '0' then y <= S1;
    elsif (clk'event and clk = '1') then
      case y is
        when S1 =>
          if b = '1' then
            if a = '1' then y <= S3; else y <= S1; end if;
          else
            y <= S2;
          end if;
        when S2 =>
          if a = '1' then y <= S3; else y <= S2; end if;
        when S3 =>
          if a = b then y <= S3; else y <= S1; end if;
      end case;
    end if;
  end process;

  Outputs: process (y, a, b)
  begin
    x <= '0'; w <= '0'; z <= '0';
    case y is
      when S1 => if b = '1' then x <= '1'; end if;
      when S2 => w <= '1';
      when S3 => if a = b then z <= '1'; end if;
    end case;
  end process;
end behavioral;
```

